Principal Digital IC Design Engineer

Job title:

Principal Digital IC Design Engineer

Company

Semtech

Job description

Location: Bristol, UKOur Team:Semtech Corporation (NASDAQ:SMTC; www.Semtech.com) is a leading supplier of high-quality analog and mixed-signal semiconductor products. Semtech has a large number of design centres around the world, including three within the UK. The Bristol design centre is focused on optoelectronic ICs primarily targeted to datacoms and adjacent markets. Products include TIAs, laser drivers, optical receivers and fully integrated transceiver IC products from below 1Gbps to over 800Gbps. Within the centre, all functions of product development from initial ideas to full prodization take place, including, marketing, definition, design, layout, product engineering, validation, test engineering, characterization, qualification, applications, etc. Due to the significant innovation and differentiation in the development of our products, Semtech has continued to be the leader in our target markets.Job Summary:As a member of the UK Digital R&D team, the Principal Digital IC Design Engineer will work on the next generation mixed signal optical devices for Semtech’s Signal Integrity Products (SIP) team. Responsibilities include working closely with product definition team, helping define chip architecture, writing detailed design specifications, front-end RTL design and simulation, complex behavioural modelling, design Synthesis, Place and Route and DFT (Design For Test) among others. This position requires someone with a high energy level, self-motivated, with excellent communication skills and ability to work well as a part of a highly skilled development team.Responsibilities:The Principal Digital IC Design Engineer is a leading member of the design team.Taking the technical lead role for digital blocks on significant chip developments.Making key digital architectural decisions ensuring involvement of those who need to be aware.Delivering new and innovative solutions.Collaborating with the wider engineering team (product definition, validation, applications and test engineering) to ensure product success.Interpret high level design requirements or architecture documents and create detailed design specifications.Generate RTL (Register Transfer Level), block/top level simulations and timing constraints.Create thorough verification plans and fully verify designs through simulation.Behavioural modelling of complex analogue functions.Synthesis, Place and Route, DFT insertion, timing closure and ATPG (Automatic Test Pattern Generation) for SCAN test.Work closely with layout engineers to ensure design is LVS (Layout vs. Schematic), DRC (Design Rule Check) and timing clean.Ability to work with other members of the multi-discipline team to ensure the design meets all customer requirements under tight timescales.Contribute to the design verification environment definition, implementation and debugging as required.Mentor other team members.Setting the standard for communicating work in a clear and professional manner to the design team.Minimum Qualifications:BSc/MSc/BEng/MEng/PhD in related fields.16+ years of relevant industry experience in Digital IC design.Highly experienced in digital IC design flow from specification to tape-out.Highly skilled in System Verilog/VHDL for design and simulation/verification.Experience of energy efficient low-power logic design.Knowledge of scripting languages such as Perl, TCL etc.Expertise with digital design tools for synthesis, place and route, timing closure, equivalency checking, DFT insertion and ECO from Synopsys or Cadence.Experience with mixed signal analogue/digital verification would be advantageous but not essential.FPGA design experience would be advantageous but not essential.Prior experience in designs using advanced CMOS process technologies from 180nm down to 28nm and below would be beneficial.Proven track record with multiple designs in mass production.Fluent spoken and written English.The intent of this job description is to describe the major duties and responsibilities performed by incumbents of this job. Incumbents may be required to perform job-related tasks other than those specifically included in this description.All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities.

Expected salary

Location

Bristol Area

Job date

Sun, 13 Oct 2024 02:38:41 GMT

To help us track our recruitment effort, please indicate in your email/cover letter where (globalvacancies.org) you saw this job posting.