SOC Silicon Design Engineer

Job title:

SOC Silicon Design Engineer

Firm

Superior Micro Units

Job description

Job Description:WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about remodeling lives with AMD know-how to complement our {industry}, our communities, and the world. Our mission is to construct nice merchandise that speed up next-generation computing experiences – the constructing blocks for the info heart, synthetic intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD tradition. We push the bounds of innovation to resolve the world’s most essential challenges. We attempt for execution excellence whereas being direct, humble, collaborative, and inclusive of various views.AMD collectively we advance_THE ROLE:An RTL design and integration function as a Silicon Design Engineer within the Wired IP and Options Group (WISG) System on Chip (SoC) design group , the place quite a few subsystems and IP cores are built-in to provide excessive efficiency SoC merchandise. Our designers work on SoC degree RTL design, block degree RTL design, and/or subsystem degree integration for a wide range of SoC merchandise. Your experience can be deployed in SoC ASIC tasks focusing on networking, safety, storage, and different purposes.THE PERSON:You’re an skilled RTL designer who has a ardour for contemporary digital logic design. You’re a group participant who has wonderful written and verbal communication abilities with expertise collaborating throughout a number of design websites and time zones. You could have robust analytical and problem-solving abilities and luxuriate in tackling new challenges. You take note of particulars. You take pleasure in working amongst a multi-disciplinary group of pros with various abilities and experiences to finish tasks in an environment friendly method.KEY RESPONSIBILITIES:

• Develop and keep SoC and subsystems synthesizable RTL, design methodology and infrastructure
• Debug and resolve points with SoC Integration, SoC Design Verification and post-silicon validation groups
• Work with IP improvement groups and Bodily Design (PD) group to satisfy SoC Energy/Efficiency/Space objectives by offering synthesis and timing closure help
• Resolve SoC simulation regression failures by way of shut collaboration with SoC Verification Workforce and dealing with Verification Workforce members to make sure achievement of verification high quality metrics
• Help the actions of the Emulation Workforce
• Attend and contribute to common technical standing conferences

PREFERRED EXPERIENCE:

• Confirmed variety of years of RTL (Verilog / System Verilog) design expertise
• Expertise with industry-leading RTL design instruments, synthesis instruments, flows, and timing closure
• Expertise executing design checks resembling CDC utilizing {industry} customary instruments
• Skilled with scripting languages resembling Python, Perl, TCL, Makefile, and csh/bash
• Expert in simulation and debugging with useful verification instruments from Synopsys, Cadence, and/or Siemens (Mentor) together with Gate-level simulation
• Expertise with RTL design integration of IP cores
• Understanding of normal bus/interface protocols (i.e. AXI, AHB, AMBA)
• Expertise in digital design
• Familiarity with networking protocols (resembling Ethernet) and requirements for digital communication techniques, optical communications, and packet processing purposes
• Familiarity with encryption protocols (resembling MACsec and IPsec) and safety applied sciences for digital communication techniques

ACADEMIC CREDENTIALS:Bachelors or Masters diploma in Pc/Electrical EngineeringLOCATION: Ottawa, ON, CA OR Markham, ON, CA#LI-KW1#LI-HYBRIDAdvantages supplied are described: .AMD doesn’t settle for unsolicited resumes from headhunters, recruitment companies, or fee-based recruitment companies. AMD and its subsidiaries are equal alternative, inclusive employers and can take into account all candidates with out regard to age, ancestry, coloration, marital standing, medical situation, psychological or bodily incapacity, nationwide origin, race, faith, political and/or third-party affiliation, intercourse, being pregnant, sexual orientation, gender id, navy or veteran standing, or another attribute protected by regulation. We encourage purposes from all certified candidates and can accommodate candidates’ wants beneath the respective legal guidelines all through all levels of the recruitment and choice course of.

Anticipated wage

Location

Ottawa, ON

Job date

Mon, 08 Apr 2024 22:14:31 GMT

To assist us monitor our recruitment effort, please point out in your electronic mail/cowl letter the place (globalvacancies.org) you noticed this job posting.